

9/12/13


• PATENT APPLICATION

Page 1 of 1




FORM PTO-1449	ATTY. DKT NO.	01-470	SER. NO.	10/060682
	APPLICANT ITOU et al.			
	FILING DATE	September 12, 2003	GROUP	2815

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS



EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS
	4,477,825 (Corresponding to JP-A-58-115865 which is discussed on page 2 of the spec.)	Oct. 16, 1984	Yaron et al.		
	4,794,562	Dec. 27, 1988	Kato et al.		

FOREIGN PATENT DOCUMENTS

							TRANSLATION	
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	NAME	CLASS	SUB CLASS	YES	NO
	JP-A-59-205763 * (Discussed on page 2 of the spec.)	11/21/84	JAPAN				X (Abstract)	
	JP-A-61-181168 *	8/13/86	JAPAN				X (Abstract)	

- * Full English text of the JP Document will be available in machine-translated form from JP (Japanese Patent Office) English language web site at <http://www1.lpd1.jpo.go.jp/PA1/cgi-bin/PA1INDEX>.

OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)

	Lucero, et al., "A 16 kbit Smart 5 V-Only EEPROM with Redundancy," <u>IEEE Journal of Solid-State Circuits</u> , Vol. SC-18, No. 5, October 1983, pp. 539-544.
EXAMINER	DATE CONSIDERED
	12/7/4